Verification Services
Design Services
Physical Design Services
Verification
Design
Phys Design

Custom Silicon Services​

Design Services:

RTL Design:

  • RTL coding using Verilog/SystemVerilog.
  • High-level synthesis (HLS) using tools like Cadence Stratus HLS.
  • Microarchitecture design and optimization.

Logic Synthesis:

  • Synthesis using tools like Synopsys Design Compiler.
  • Technology mapping and optimization.
  • Design for area, power, and timing.

Low Power Design Techniques:

  • Power-aware design methodologies.
  • Clock gating, power gating, and voltage scaling.
  • UPF/CPF-based power intent specification.

Design for Testability (DFT):

  • Scan chain insertion and test point insertion.
  • Built-in self-test (BIST) implementation.
  • ATPG pattern generation and fault simulation.

Design for Manufacturability (DFM):

  • Layout-aware synthesis.
  • Metal fill insertion for planarity and EMI reduction.
  • DRC/LVS-aware design methodologies.

IP Integration and Verification:

  • Third-party IP integration and verification.
  • IP-XACT-based IP assembly.
  • Verification of IP interfaces and functionality.

Power Analysis and Optimization:

  • Power grid analysis and optimization.
  • Dynamic and static power analysis.
  • Power management unit (PMU) design and verification.

Clock Domain Crossing (CDC) Analysis:

  • CDC design constraints definition.
  • Clock domain crossing verification (Linting, Simulation, Formal).
  • Synchronization cell insertion and verification.

Verification Services:

SystemVerilog Verification

  • Testbench architecture and development.
  • Assertion-based verification (ABV) using SystemVerilog Assertions (SVA).
  • Functional coverage implementation and analysis.
  • Methodology expertise in OVM/UVM.

Universal Verification Methodology (UVM)

  • UVM testbench architecture and development.
  • Component-based testbench design (sequences, drivers, monitors).
  • Transaction-level modelling (TLM) for complex system verification.
  • Scoreboard and checker development.

Formal Verification:

  • Formal property verification (FPV) using tools like Cadence JasperGold.
  • Property specification and checking.
  • Equivalence checking for RTL and gate-level designs.

Emulation and Acceleration:

  • FPGA-based emulation for pre-silicon validation.
  • Hardware acceleration using tools like Cadence Palladium.
  • Integration with software development environments.

RTL/Gate-Level Simulation:

  • RTL simulation for functional verification.
  • Gate-level simulation for timing and power analysis.
  • Simulation-based debug and analysis.

Static Timing Analysis (STA):

  • Timing constraint development.
  • Setup and hold time analysis.
  • Clock domain crossing (CDC) analysis.

Coverage-Driven Verification:

  • Coverage model development.
  • Coverage closure techniques.
  • Code and functional coverage analysis.

Physical Design Services:

RTL to GDSII Flow:

  • Synthesis-to-GDSII implementation flow.
  • Floorplanning and power grid planning.
  • Place and route (PnR) using tools like Cadence Innovus.

Floorplanning and Placement:

  • Floorplan creation and optimization.
  • Hierarchical floorplanning techniques.
  • Placement optimization for timing and congestion.

Clock Tree Synthesis (CTS):

  • Clock tree synthesis using tools like Synopsys ICC.
  • Clock tree optimization for skew and jitter.
  • Clock mesh and hybrid clocking techniques.

Routing and Optimization:

  • Global and detailed routing.
  • Design rule-driven routing optimization.
  • Metal stack optimization for interconnect.

Signal Integrity Analysis:

  • SI analysis for timing, noise, and crosstalk.
  • SI-aware placement and routing.
  • IBIS model generation and analysis.

Timing Closure:

  • Timing constraint development and refinement.
  • Timing-driven placement and routing.
  • Timing closure methodologies and techniques.

Power Distribution Network (PDN) Design:

  • Power grid analysis and optimization.
  • Power network topology definition.
  • IR drop analysis and electromigration verification.

Design Rule Checks (DRC) and Layout vs. Schematic (LVS) Checks:

  • DRC and LVS rule deck setup.
  • Automated DRC and LVS checks.
  • Design rule fixing and resolution.

Valued technology partner for Silicon IP’s, custom ASIC, solutions, and Silicon services

Linkedin

Links

Policy